







What does this mean?

- As clock speeds increase, it becomes more difficult to get the clock signal to propagate to all parts of the chip fast enough for the circuit to operate properly.
- There is some upper limit to clock speed that depends on the material properties of the device.















Clock disadvantages ctnd.:

- Can take up to 40% power of consumption, 10% of chip area, and up to 50% of the performance
- Feature sizes decreasing, local clock speeds increasing
- Interconnects not keeping pace with transistor speed:
 - Past: Transistors limit speed
 - Future: Wires limit speed
- Clock skew tends to be proportional to interconnect delay



Disadvantages of Asynchronous Circuits

- Handshaking control can increase the overall circuit area.
- More difficult to design:
 - Most circuit designers learn only synchronous design.
 - Most CAD tools only support synchronous design.
 - Asynchronous circuit CAD tools still in early development.



- Custom-designed circuits for high speed calculations.
- Modular designs that can be quickly changed for different applications.
- Low power uses, such as mobile phones and pagers.

































Conclusion

- Asynchronous design provides delay-independent circuits.
- Synthesis from STGs can be fully automated.
- Great reduction in power
- No affect in functionality





